Voltage Sag, Swell and Harmonics Mitigation by Solar Photovoltaic fed ZSI based UPQC

Miska Prasad*, Ashok Kumar Akella**, Somnath Das***, Sweta Kumari****

*Department of Electrical & Electronics Engineering, Assistant Professor, ACE Engineering College, Ghatkesar, Secunderabad, India-501301

** Department of Electrical & Electronics Engineering, Associate Professor, National Institute of Technology Jamshedpur, Adityapur-2, Jharkhand, India-831014

*Department of Electrical & Electronics Engineering, Research Scholar, National Institute of Technology Jamshedpur, Adityapur-2, Jharkhand, India-831014

NOMENCLATURE

\( k \) = Gain  
\( V_{m} \) = Peak Amplitude of the fundamental input voltage  
\( U_{a}, U_{b}, U_{c} \) = Unit Vector  
\( V_{dm} \) = Desired load voltage magnitude  
\( V_{La}, V_{Lb}, V_{Lc} \) = Reference load voltage  
\( V_{Sa}, V_{Sb}, V_{Sc} \) = Source voltage  
\( V_{Cabc} \) = Reference compensator voltage  
\( V_{Sc} \) = Measured compensator voltage  
\( I_{Sa}, I_{Sb}, I_{Sc} \) = Source current  
\( I_{Ca}, I_{Cb}, I_{Cc} \) = Measured shunt compensator output current  
\( I_{sh} \) = Photovoltaic current  
\( g_{s} \) = Solar irradiation  
\( T_{o} \) = Operating temperature  
\( I_{SC} \) = Cell Short circuit current  
\( I_{diode} \) = Diode current  
\( V_{pv} \) = Output voltage of the PV  
\( I_{pv} \) = Out current of the PV  
\( R_{s} \) = Series resistance  
\( n \) = Diode identity factor  
\( V_{t} \) = terminal voltage  
\( C \) = No of cells  
\( n_{p} \) = No of PV panels in series  
\( I_{rs} \) = Diode reverse current  
\( I_{sh} \) = Short circuit current  
\( a \) = Transformation ratio  
\( t \) = time
1. Introduction

Today, many researchers have given their spotlight on voltage and current quality. Among all power quality perturbations, sags, swells and harmonics represent the most common, frequent and vintage power quality degrading factors in these days power system [1-4]. UPQC is one of the key custom power devices (CPDs) which can compensate voltage and current distortions simultaneously [5-7]. Generally, the UPQCs consist of VSI [8-10], CSI [11] and ZSI for the alleviation of voltage sags, swells, and harmonics. The VSI is buck (step-down) type so the maximum output voltage is limited by DC link voltage. A condition of shoot through would appear and damage the IGBT switches if upper and lower switches of each leg of VSI fired on at the same time. The CSI is a boost type so the voltage at output level is greater than the DC voltage level. One of the big problems in CSI is that the open circuit across DC inductor would appear and damage the insulated gate bipolar transistor (IGBT) switches if any instant of time at least of one upper and lower switches cannot be fired on and keep it on. The demerits of traditional converters such as VSI and CSI are discussed [12, 13]. Therefore the application of ZSI based UPQC technology seems very promising. ZSI has both step-down and step-up facility. Due to the presence of this unique character it permits converters to be worked in the shoot-through condition. Unlike a VSI and CSI, the shoot-through state is not harmful and actually has been utilized in ZSI. A great amount of research has been carried out in ZSI and its topologies. Looking at the various advantages of ZSI over traditional converters it has decided to study photovoltaic fed ZSI based UPQC (PV-ZSI-UPQC) and compare the performance with that of PV-VSI-UPQC and PV-CSI-UPQC topologies. The fossil fuels are the main source of fulfilled worldwide energy demand, but at the same time due to increased price, environmental pollution, and global warming have made it compulsory used renewable energy sources. Renewable energy such as solar photovoltaic seems to have an increasing importance because it has several advantages, such as it has no noise or moving parts, and it does not need any means of fuel. It has low maintenance cost and it is environmental friendly [8, 9, 16]. Despite these advantages, the I-V characteristics of a PV panel are extremely nonlinear and alter with irradiation and temperature. There is a solo working point called maximum power point (MPP) on the I-V curve of the PV panel. The PV panel produces its maximum output power and operates with a maximum efficiency under certain irradiance and temperature conditions. Therefore, MPPT techniques are needed to maintain an operating point of the PV panel at its MPPT [17-20]. In this work, a hybrid technique is proposed for optimum MPPT with the combination of P&O and InC techniques. The performance of PV fed UPQCs depends on the control algorithm used for reference voltage and current calculation. For the generation of a reference voltage and current signals currently large numbers of control techniques are used. The commonly adopted theories are p-q theory, synchronous reference frame (SRF) theory [1, 21-23], Fuzzy Logic Controller [24-26], Resistive optimization technique [20] and Neural Networks Technique [28-30]. This paper presents, a solar photo-voltaic (SPV) fed impedance or Z-source inverter based Unified Power Quality Conditioner (ZSI-UPQC) for the mitigation of power quality issues namely voltage sags, swells and harmonics and compare the results with conventional SPV fed VSI based UPQC (VSI-UPQC and) and SPV fed CSI based UPQC (CSI-UPQC). The Unit Vector Template (UVT) control strategy is used to control the operation of PV fed UPQCs. Extensive MATLAB/Simulink studies are performed for mitigation of short duration serious voltage sags, swells and source current and load voltage harmonics. Based on the simulation results, the detailed comparative analysis is also done.

2. Configuration of UPQC

Figure 1 shows the power circuit configurations of the PV-ZSI-UPQC. The power circuit of UPQC consists of two six leg and impedance source inverters joined back to back by a common dc-link produced by solar photovoltaic with low step-up converter and a UVT control. The series part of PV fed UPQC is used to mitigate the destructive voltage disturbances namely voltage sags, swells, fluctuations. Similarly, the shunt part of PV fed UPQC eliminates harmonics and contributes reactive power compensation.

3. Control Methodology

The performance of PV fed UPQC system totally depends on its control technique for generation of a reference voltage and current signals.

3.1. UVT Control Technique for Series Active Power Filter

Figure 2 shows the Unit Vector Template (UVT) based control algorithm of series part of UPQC for the production of reference voltages. The distorted supply voltages are measured and multiplied by the gain \( K \), which is equal to
(1/V_m). Where V_m is the peak amplitude of fundamental input voltage is calculated by using equation (1) [14].

\[ V_m = \sqrt{\frac{2}{3}} \left( V_{Sa}^2 + V_{Sb}^2 + V_{Sc}^2 \right) \]  

(1)

The obtained supply voltages are passed to phase locked loop (PLL). The main function of PLL is to maintain the synchronization with supply voltage and produce a unit vectors (U_a, U_b, U_c) is obtained by using equation (2).

\[
\begin{align*}
U_a &= \sin(\omega t) \\
U_b &= \sin(\omega t - 2\pi/3) \\
U_c &= \sin(\omega t + 2\pi/3)
\end{align*}
\]  

(2)

The reference load voltage waveforms are produced by multiplying the computed three in phase unit vector template with the desired load voltage magnitude V_dm is given in equation (3).

\[
\begin{bmatrix}
V_{La} \\
V_{Lb} \\
V_{Lc}
\end{bmatrix} = \left[ U_a \right] \begin{bmatrix} U_b \\ U_c \end{bmatrix} 
\]  

(3)

The obtained reference load voltages (V_{La}, V_{Lb}, V_{Lc}) are compared with three-phase source voltages (V_{Sa}, V_{Sh}, V_{Sc}) and multiplied with ‘a’, where ‘a’ is the transformation ratio of a series transformer and produces reference compensator voltage (V_{abc}). The reference compensator voltage and measured series compensator output voltage (V_{Cabc}) are then given to hysteresis voltage controller to produce the firing signals.

\[
I_{Sa}^* \quad I_{Sh}^* \quad I_{Sc}^* = \begin{bmatrix} U_a \\ U_b \\ U_c \end{bmatrix} 
\]  

(4)

The obtained reference supply current signals are compared with supply current signals and generates reference output current of shunt compensator (I_{C_a}, I_{C_b}, I_{C_c}) and these signals are given to hysteresis current controller along with the measured shunt - compensator output currents (I_{C_a}, I_{C_b}, I_{C_c}) [22].

\[
\begin{bmatrix}
I_{Sa}^* \\
I_{Sh}^* \\
I_{Sc}^*
\end{bmatrix} = \begin{bmatrix}
U_a \\
U_b \\
U_c
\end{bmatrix}
\]  

\[
I_{C_a} \quad I_{C_b} \quad I_{C_c}
\]  

(5)

Fig. 2. UVT control technique for Series Active Power

3.2. UVT Control Technique for Shunt Active Power Filter

The working of UVT strategy for shunt active power filter is similar to the series active power filter but in shunt active power filter additionally compares the measured dc-link voltage with reference dc-link voltage as shown in figure 3. The obtained error is given as input to a proportional integral controller and generates an output signal which is multiplied with UVGT and produces reference source current waveforms is given in equation (4).

The obtained reference supply current signals are compared with supply current signals and generates reference output current of shunt compensator (I_{C_a}, I_{C_b}, I_{C_c}) and these signals are given to hysteresis current controller along with the measured shunt - compensator output currents (I_{C_a}, I_{C_b}, I_{C_c}) [22].
Where \( I_{PC} \) is a photocurrent mainly depends up the solar irradiation and cells working temperature, which is described in the equation (6).

\[
I_{PC} = g_K \left[ I_{SC} + K_i \left( T_o - T_{ref} \right) \right]
\]  
(6)

Where \( g_K \) is a solar irradiation in kW/m², \( T_o \) is the cell operating temperature, \( T_{ref} \) is the cell temperature at 25°C and \( I_{SC} \) is the cells short circuit current. The current following to the diode is represented by equation (7).

\[
I_{d\text{iode}} = \left[ \frac{V_{PV} + I_{PV} R_S}{nV_t C n_S} \right] e^{-\frac{qE_b}{nk} \left( \frac{1}{T_o} - \frac{1}{T_{ref}} \right)} - 1 \cdot I_{dr} n_P
\]

(7)

Where \( I_{d\text{iode}} \) is the diode current, \( V_{PV} \) is the output voltage of the PV panel, \( I_{PV} \) is the output current of the PV panel, \( R_S \) is the series resistance, \( n \) is the diode identity factor, \( V_t \) is the terminal voltage, \( C \) is the number of cells in PV panel, \( n_S \) is the number of PV panels in series, \( n_P \) is the number of PV panels in parallel and \( I_{dr} \) is the diode reverse saturation current. The diode reverse saturation current is defined in the equation (8).

\[
I_{dr} = I_{rs} \left( \frac{T_o}{T_{ref}} \right)^3 e^{\frac{qE_b}{nk} \left( \frac{1}{T_o} - \frac{1}{T_{ref}} \right)}
\]

(8)

Where \( I_{rs} \) is the diode reverse current at operating temperature, \( q \) is the charge of an electron, \( E_b \) is the band-gap energy of the cell and \( k \) is the Boltzmann’s constant.

The shunt current \( I_{sh} \) obtained from the equivalent circuit of PV module is given in the equation (9).

\[
I_{sh} = \frac{V_{PV} + I_{PV} R_S}{R_P}
\]

(9)

After putting the values of \( I_{d\text{iode}} \) and \( I_{sh} \) from equations (7) and (9) in equation (5), we obtained equation (10).

\[
I_{PV} = I_{pc} n_p - \left[ e^{\frac{V_{PV} + I_{PV} R_S}{nV_t C n_S}} - 1 \right] I_{dr} n_p - \left( \frac{V_{PV} + I_{PV} R_S}{R_P} \right)
\]

(10)

5. Maximum Power Point Tracking (MPPT) Method

The MPPT is the heart of the solar PV system. In this paper, a hybrid MPPT algorithm with a combination of P&O and InC with a dc-dc converter is integrated to measure the optimum maximum power point from the solar system.

5.1 Proposed Hybrid MPPT Algorithm

Flow chart of the proposed hybrid MPPT technique is highlighted in figure 5. The objective of this proposed technique is to obtain the combine advantages of P&O and InC techniques. This technique is used to calculate the output power after measuring the voltage and current from the solar system. Now it compares the power with a previous value of power by finding the change in power. The proposed algorithm checks whether \( \Delta I/\Delta V > 0 \) and \( \Delta I/\Delta V \) gives its decision whether to increase or decrease the terminal voltage. Figure 6 depicts the MATLAB/Simulink model of the proposed hybrid MPPT technique.
power circuit given in figure 1 has been established with MATLAB/Simulink software. The simulation parameters of the system shown in table 1. To obtain the optimal maximum power point, the new hybrid scheme with the combination of P&O and InC technique has been used. The PV array with low step-up DC-DC converter gives greater output voltage as exposed in figure 7. Figure 8(a-c) shows that the proposed technique is more useful in extracting maximum power point (MPP =152 W) from a solar PV system compared to a maximum power point (MPP =151W) in a case of P&O technique and maximum power point (MPP=151.58 W) in a case of incremental conductance method. The most important goal of this section is to estimate the performance of the proposed PV fed ZSI-UPQC in comparison with that of traditional PV fed VSI-UPQC and CSI-UPQC for the alleviation of power quality events such as supply voltage sags, swells and supply current as well as load voltage harmonics.

Table 1 Simulation parameters of the system

<table>
<thead>
<tr>
<th>Parameters</th>
<th>Values</th>
</tr>
</thead>
<tbody>
<tr>
<td>Supply Voltage (Vs)</td>
<td>380 V</td>
</tr>
<tr>
<td>Frequency (f)</td>
<td>50 Hz</td>
</tr>
<tr>
<td>Supply Resistance (Rs)</td>
<td>0.05 Ω</td>
</tr>
<tr>
<td>Supply Inductance (Ls)</td>
<td>3.5 µH</td>
</tr>
<tr>
<td>Linear Load</td>
<td></td>
</tr>
<tr>
<td>Active Power (P)= 5kW</td>
<td></td>
</tr>
<tr>
<td>Inductive reactive power (Q_L) = 10 kVAR</td>
<td></td>
</tr>
<tr>
<td>Nonlinear Load</td>
<td></td>
</tr>
<tr>
<td>Diode rectifier, Rd= 10 Ω, Ld= 3µH</td>
<td></td>
</tr>
<tr>
<td>Injection Transformer</td>
<td>240/120 V</td>
</tr>
<tr>
<td>DC-bus Voltage (Vdc)</td>
<td>150 V</td>
</tr>
<tr>
<td>Solar module</td>
<td></td>
</tr>
<tr>
<td>V_OC = 40 V</td>
<td></td>
</tr>
<tr>
<td>I_SC = 5.8 A</td>
<td></td>
</tr>
<tr>
<td>No of solar cells (C) = 36</td>
<td></td>
</tr>
<tr>
<td>P_max = 152 W</td>
<td></td>
</tr>
<tr>
<td>V_MPP = 35.5 V</td>
<td></td>
</tr>
<tr>
<td>I_MPP = 4.28 A</td>
<td></td>
</tr>
<tr>
<td>Diode identity factor (n) = 1</td>
<td></td>
</tr>
<tr>
<td>Rs = 0.18 Ω</td>
<td></td>
</tr>
<tr>
<td>Rp = 360.002 Ω</td>
<td></td>
</tr>
<tr>
<td>Step-up DC-DC converter</td>
<td></td>
</tr>
<tr>
<td>Inductance= 0.01H</td>
<td></td>
</tr>
<tr>
<td>Input/output voltage= 45/150 V</td>
<td></td>
</tr>
</tbody>
</table>

Fig. 7. PV array output voltages without DC-DC converter and with DC-DC converter

Fig. 8. Comparison of MPPT (a) Perturbation and Observation (b) Incremental Conductance and (c) Proposed Hybrid Technique

6.1. Performance of PV fed VSI-UPQC for mitigation of voltage sags

Due to sudden switching a nonlinear load, a three-phase voltage sag occurs in the supply terminals of the distribution network from t=0.05s to t= 0.15s for fourteen cycles of the supply voltage. For voltage sag of 15%, the supply voltage (\(V_S\)), RMS supply voltage (RMS \(V_S\)), injected voltage (\(V_{Inj}\)), load voltage (\(V_{Load}\)) and dc-link capacitor voltage (\(V_{dc}\)) are observed and depicted in figure 9(a-e). For a period of voltage sag only PV fed VSI-UPQC is connected to the system and provide a correct amount of missing voltage quickly as shown in figure 9c and minimize the effect of serious voltage sag so that load voltage become acceptable level as highlighted in figure 9d. Figure 9e shows the variation of dc-link capacitor voltage during sudden switching a nonlinear load.

Fig. 9. Simulation results of VSI-UPQC (a) supply voltage (b) RMS supply voltage (c) Injected voltage (d) Load voltage and (e) DC-link capacitor voltage
6.2. Performance of PV fed VSI-UPQC for mitigation of voltage swells

Due to sudden switching a capacitor bank, a three-phase voltage swell occurs in the supply terminals of the distribution network from t=0.05s to t=0.15s for fourteen cycles of the supply voltage. For voltage swell of 20%, the supply voltage (V_S), RMS supply voltage (RMS V_S), injected voltage (V_Inj), load voltage (V_Load) and dc-link capacitor voltage (V_dc) are observed and depicted in figure 10(a-e). For a period of voltage swell only PV fed VSI-UPQC is connected to the system and provide a correct amount of missing voltage quickly as shown in figure 10c and minimize the effect of serious voltage swell so that load voltage become acceptable level as highlighted in figure 10d. The behavior of DC-link voltage during voltage swell event exposed in figure 10e.

![Fig. 10 Simulation results of VSI-UPQC under 20% voltage swell](image)

6.3. Performance of PV fed CSI-UPQC for mitigation of voltage sags

Figure 11(a-e) shows the compensation effect of PV fed CSI-UPQC during voltage sag condition. For voltage sag of magnitude 15%, the supply voltage (V_S), RMS supply voltage (RMS V_S), injected voltage (V_Inj), load voltage (V_Load) and dc-link inductor current (I_dc) are noted and highlighted in figure 11(a-e). The solar PV fed CSI-UPQC comes into action for a duration of under voltage (sag) event and produces accurate voltage magnitude with proper polarity and introduce into the distribution network. Due to this load voltage becomes insensitive to voltage sags as shown in figure 11d. Figure 11e demonstrates the variation of dc-link inductor current during sudden switching a nonlinear load.

![Fig. 11 Simulation results of CSI-UPQC](image)

6.4. Performance of PV fed CSI-UPQC for mitigation of voltage swells

Figure 12(a-e) shows the compensation effect of PV fed CSI-UPQC during voltage swell condition. For voltage swell of magnitude 20%, the supply voltage (V_S), RMS supply voltage (RMS V_S), injected voltage (V_Inj), load voltage (V_Load) and dc-link inductor current (I_dc) are noted and highlighted in figure 12(a-e). The solar PV fed CSI-UPQC comes into action for a duration of voltage swell event and produces accurate voltage magnitude with proper polarity and introduce into the distribution network. Due to this load voltage becomes insensitive to voltage swells as shown in figure 12d. Figure 12e demonstrates the variation of dc-link inductor current during sudden switching a capacitor bank.

![Fig. 12 Simulation results of CSI-UPQC under 20% voltage swell](image)
6.5 Performance of PV fed ZSI-UPQC for mitigation of voltage sags

Figure 13(a-f) highlights the supply voltage \( (V_S) \), RMS supply voltage (RMS \( V_S \)), injected voltage \( (V_{Inj}) \), load voltage \( (V_{Load}) \), voltage across capacitor \( (V_C) \) and current in the inductor \( (I_L) \) of PV fed ZSI-UPQC during voltage sag condition. A three-phase balanced voltage sag of magnitude 15% encounters in the interval of \( 0.05 \leq t \leq 0.15 \) s for fourteen cycles of the supply voltage as shown in figures 13a and b. During voltage sag condition source voltage decreases and at \( t=0.05s \) to \( t=0.15s \) the PV fed ZSI-UPQC joined to the system and produces a right magnitude of compensation voltage with correct polarity and eliminate the destructive voltage sags as shown in figure 13c. As a result load voltage insensitive to supply voltage disturbances as shown in figure 13d. The variation of capacitor voltage and inductor current of PV fed ZSI-UPQC are highlighted in figures 13e and f.

Fig. 13. Simulation results of ZSI-UPQC (a) supply voltage (b) RMS supply voltage (c) Injected voltage (d) Load voltage and (e) Capacitor voltage and (f) Inductor current

6.6 Performance of PV fed ZSI-UPQC for mitigation of voltage swells

Compensated Figure 14(a-f) highlights the supply voltage \( (V_S) \), RMS supply voltage (RMS \( V_S \)), injected voltage \( (V_{Inj}) \), load voltage \( (V_{Load}) \), voltage across capacitor \( (V_C) \) and current in the inductor \( (I_L) \) of PV fed ZSI-UPQC during voltage swell condition. A three-phase balanced voltage swell of magnitude 20% encounters in the interval of \( 0.05 \leq t \leq 0.15 \) s for fourteen cycles of the supply voltage as shown in figures 14a and b. During voltage swell condition source voltage increases and at \( t=0.05s \) to \( t=0.15s \) the PV fed ZSI-UPQC joined to the system and produces a right magnitude of compensation voltage with correct polarity and eliminate the destructive voltage swells as shown in figure 14c. As a result load voltage insensitive to supply voltage disturbances as shown in figure 14d. The variation of capacitor voltage and inductor current of PV fed ZSI-UPQC are highlighted in figures 14e and f.

Fig. 14 Simulation results of ZSI-UPQC under 20% voltage swell (a) supply voltage (b) RMS supply voltage (c) Injected voltage (d) Load voltage and (e) Capacitor voltage and (f) Inductor current

7. Comparative analysis of PV fed VSI, CSI and ZSI based UPQCs

Compensated Compensated and uncompensated load voltages under voltage sag and swell condition are depicted in figures 15 and 16. Initially, PV fed VSI, CSI, and ZSI based UPQCs are not connected to the system so system experiences voltage sag of a magnitude of 15% (46.5V) and voltage swell of magnitude 20% (62V) of the supply voltage. During voltage sag event PV fed VSI-UPQC injects the voltage of 100 volts, CSI-UPQC injects the voltage of 134 volts and proposed ZSI-UPQC injects the voltage of 50 volts as shown in figure 15a. The solar PV fed proposed ZSI-UPQC generates the appropriate amount of missing voltage compared to VSI-UPQC and CSI-UPQC. As a result load voltage becomes sinusoidal as shown in figure 15b.
During voltage swell event PV fed VSI-UPQC injects the voltage of 120V, CSI-UPQC injects the voltage of 200V and proposed ZSI-UPQC injects the voltage of 65V as shown in figure 16a. The PV fed proposed ZSI-UPQC shows the superior performance to generate the appropriate amount of injected voltage compared to VSI-UPQC and CSI-UPQC. As a result, load voltage becomes acceptable level as shown in figure 16b.

Table 2. Supply current harmonics THD, of VSI, CSI and proposed ZSI UPQCs

<table>
<thead>
<tr>
<th></th>
<th>VSI-UPQC</th>
<th>CSI-UPQC</th>
<th>Proposed ZSI-UPQC</th>
</tr>
</thead>
<tbody>
<tr>
<td>Before compensation</td>
<td>(%)</td>
<td>(%)</td>
<td>(%)</td>
</tr>
<tr>
<td>With VSI-UPQC</td>
<td>7.28</td>
<td>4.20</td>
<td>25.96</td>
</tr>
<tr>
<td>Improvement in THD, (%)</td>
<td>1.67</td>
<td>4.20</td>
<td>1.72</td>
</tr>
<tr>
<td>With CSI-UPQC</td>
<td>77.06</td>
<td>83.82</td>
<td>93.37</td>
</tr>
<tr>
<td>Improvement in THD, (%)</td>
<td>77.20</td>
<td>83.82</td>
<td>99.73</td>
</tr>
<tr>
<td>With ZSI-UPQC</td>
<td>1.60</td>
<td>0.07</td>
<td>78.02</td>
</tr>
<tr>
<td>Improvement in THD, (%)</td>
<td>1.60</td>
<td>0.07</td>
<td>78.02</td>
</tr>
</tbody>
</table>

Table 3. Load voltage harmonics THD, of VSI, CSI and proposed ZSI UPQCs

<table>
<thead>
<tr>
<th></th>
<th>VSI-UPQC</th>
<th>CSI-UPQC</th>
<th>Proposed ZSI-UPQC</th>
</tr>
</thead>
<tbody>
<tr>
<td>Before compensation</td>
<td>(%)</td>
<td>(%)</td>
<td>(%)</td>
</tr>
<tr>
<td>With VSI-UPQC</td>
<td>25.96</td>
<td>4.20</td>
<td>25.96</td>
</tr>
<tr>
<td>Improvement in THD, (%)</td>
<td>1.72</td>
<td>4.20</td>
<td>1.72</td>
</tr>
<tr>
<td>With CSI-UPQC</td>
<td>93.37</td>
<td>83.82</td>
<td>93.37</td>
</tr>
<tr>
<td>Improvement in THD, (%)</td>
<td>4.20</td>
<td>83.82</td>
<td>4.20</td>
</tr>
<tr>
<td>With ZSI-UPQC</td>
<td>0.07</td>
<td>99.73</td>
<td>99.73</td>
</tr>
<tr>
<td>Improvement in THD, (%)</td>
<td>0.07</td>
<td>99.73</td>
<td>99.73</td>
</tr>
</tbody>
</table>

8. Conclusion

This paper describes, a solar photovoltaic (PV) fed ZSI-UPQC for the minimization of sags, swells and harmonics with addition or removal of the nonlinear load. A novel hybrid technique with the combination of P&O and InC technique is also proposed. The proposed hybrid technique shows the superior performance to produce maximum power output compared to P&O and InC techniques. The proposed hybrid technique also controls the power loss by controlling the oscillations around the MPP. The PV fed UPQC is responsible for the fast and accurate production of injecting voltage and injects it into the system for compensation of supply voltage disturbances such as voltage sags and swells. The obtained simulation results show that proposed SPV fed ZSI-UPQC injects the appropriate amount of three-phase injecting voltage compared to SPV fed VSI and CSI based UPQCs. The simulation results also prove that the proposed SPV fed ZSI-UPQC shows a superior capability to annihilate the source current and load voltage harmonics compared to SPV fed VSI-UPQC and CSI-UPQC.

Acknowledgements

The authors are thankful to All India Council of Technical Education (AICTE), Ministry of Human
Resources Development (MHRD), and Government of India for providing financial assistance to do the research work under Technical Quality Improvement Program-II (TQIP-II).

References


